PrettyGoodRISCV/E-Series
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

WIP

Browse Source
This commit is contained in:
John Terrell 2023-03-20 14:44:07 -07:00
parent c36dfd55ae
commit a579b7b813
Signed by untrusted user who does not match committer: johnt
GPG Key ID: 2E424258DD3731F4
2 changed files with 6 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
src/Cpu/MemoryAccessStage.bsv
View File

@ -28,7 +28,11 @@ module mkMemoryAccessStage#(IsaCfg#(xlen) cfg)(MemoryAccessStage_Ifc#(xlen));
// responding to any responses that have returned. If a request is in flight, a bubble is returned.
//
method ActionValue#(MEM_WB#(xlen)) step(EX_MEM#(xlen) ex_mem);
return defaultValue;
MEM_WB#(xlen) mem_wb = defaultValue;
if (!ex_mem.common.isBubble) begin
end
return mem_wb;
endmethod
interface MemoryClient memoryClient;

2
src/Cpu/PipelineRegisters.bsv
View File

@ -71,7 +71,7 @@ typedef struct {
Bit#(xlen) npc; // Next program counter
Bit#(xlen) a; // Operand 1
Bit#(xlen) b; // Operand 2
Bool isBValid; // In the case of a CSR, this will indicate if 'b' is valid
Bool isBValid; // In the case of a CSR, this will indicate if 'b' is valid
Bit#(xlen) imm; // Sign extended immediate
} ID_EX#(numeric type xlen) deriving(Bits, Eq, FShow);